<?xml version="1.0" encoding="UTF-8"?>
<rss version="2.0"
	xmlns:content="http://purl.org/rss/1.0/modules/content/"
	xmlns:wfw="http://wellformedweb.org/CommentAPI/"
	xmlns:dc="http://purl.org/dc/elements/1.1/"
	xmlns:atom="http://www.w3.org/2005/Atom"
	xmlns:sy="http://purl.org/rss/1.0/modules/syndication/"
	xmlns:slash="http://purl.org/rss/1.0/modules/slash/"
	>

<channel>
	<title>一坨博客 &#187; VHDL</title>
	<atom:link href="http://blog.wupei.name/category/vhdl/feed" rel="self" type="application/rss+xml" />
	<link>http://blog.wupei.name</link>
	<description>别跟我装B, 你其实啥也不知道</description>
	<lastBuildDate>Tue, 22 Jun 2010 16:43:11 +0000</lastBuildDate>
	<language>en</language>
	<sy:updatePeriod>hourly</sy:updatePeriod>
	<sy:updateFrequency>1</sy:updateFrequency>
	<generator>http://wordpress.org/?v=3.0</generator>
		<item>
		<title>VHDL Structural Descriptions 1 building blocks</title>
		<link>http://blog.wupei.name/vhdl-structural-descriptions-1-building-blocks.html</link>
		<comments>http://blog.wupei.name/vhdl-structural-descriptions-1-building-blocks.html#comments</comments>
		<pubDate>Wed, 06 Aug 2008 11:41:19 +0000</pubDate>
		<dc:creator>admin</dc:creator>
				<category><![CDATA[VHDL]]></category>
		<category><![CDATA[VHDL beginner]]></category>

		<guid isPermaLink="false">http://blog.wupei.name/?p=74</guid>
		<description><![CDATA[http://www.gmvhdl.com/building.htm To make designs more understandable and maintainable, a design is typically decomposed into several blocks. These blocks are then connected together to form a complete design. Using the schematic capture approach to design, this might be done with a block diagram editor. Every portion of a VHDL design is considered a block. A VHDL [...]]]></description>
		<wfw:commentRss>http://blog.wupei.name/vhdl-structural-descriptions-1-building-blocks.html/feed</wfw:commentRss>
		<slash:comments>0</slash:comments>
		</item>
		<item>
		<title>VHDL Day 001 &#8211; getting to know</title>
		<link>http://blog.wupei.name/vhdl-day-001-getting-to-know.html</link>
		<comments>http://blog.wupei.name/vhdl-day-001-getting-to-know.html#comments</comments>
		<pubDate>Wed, 06 Aug 2008 11:31:08 +0000</pubDate>
		<dc:creator>admin</dc:creator>
				<category><![CDATA[VHDL]]></category>
		<category><![CDATA[VHDL beginner]]></category>

		<guid isPermaLink="false">http://blog.wupei.name/?p=70</guid>
		<description><![CDATA[What Is VHDL VHDL-1076 (VHSIC (Very High Speed Integrated Circuits) Hardware Description Language) is an IEEE Standard since 1987. It is &#8220;a formal notation intended for use in all phases of the creation of electronic systems. &#8230; it supports the development, verification, synthesis, and testing of hardware designs, the communication of hardware design data &#8230;&#8221; [...]]]></description>
		<wfw:commentRss>http://blog.wupei.name/vhdl-day-001-getting-to-know.html/feed</wfw:commentRss>
		<slash:comments>0</slash:comments>
		</item>
	</channel>
</rss>
